PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kaul, Himanshu"

Author of the publication

copydeleteadd this publication to your clipboard
A 350mV-900mV 2.1GHz 0.011mm2 regular expression matching accelerator with aging-tolerant low-VMIN circuits in 14nm tri-gate CMOS.

, , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prof. Dr. Giselher Kaule University of Stuttgart

 

Other publications of authors with the same name

High-Performance On-Chip Interconnect Circuit Technologies for sub-65nm CMOS.. SoCC, page 324. IEEE, (2005)Power-aware global signaling strategies., , , , , and . ISCAS (1), page 604-607. IEEE, (2005)DVS for On-Chip Bus Designs Based on Timing Error Correction, , , , and . CoRR, (2007)DVS for On-Chip Bus Designs Based on Timing Error Correction., , , , and . DATE, page 80-85. IEEE Computer Society, (2005)Ultra-Lightweight 548-1080 Gate 166Gbps/W-12.6Tbps/W SIMON 32/64 Cipher Accelerators for IoT in 14nm Tri-gate CMOS., , , , , , , and . A-SSCC, page 1-4. IEEE, (2018)A novel buffer circuit for energy efficient signaling in dual-VDD systems., and . ACM Great Lakes Symposium on VLSI, page 462-467. ACM, (2005)Active shielding of RLC global interconnects., , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 98-104. ACM, (2002)Spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses., , , and . ISLPED, page 194-199. ACM, (2004)A 340 mV-to-0.9 V 20.2 Tb/s Source-Synchronous Hybrid Packet/Circuit-Switched 16 × 16 Network-on-Chip in 22 nm Tri-Gate CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 50 (1): 59-67 (2015)A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 52 (4): 940-949 (2017)