Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/SatpathyMSAKAHC17
%A Satpathy, Sudhir
%A Mathew, Sanu K.
%A Suresh, Vikram B.
%A Anders, Mark A.
%A Kaul, Himanshu
%A Agarwal, Amit
%A Hsu, Steven
%A Chen, Gregory K.
%A Krishnamurthy, Ram K.
%A De, Vivek K.
%D 2017
%J IEEE J. Solid State Circuits
%K dblp
%N 4
%P 940-949
%T A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc52.html#SatpathyMSAKAHC17
%V 52
@article{journals/jssc/SatpathyMSAKAHC17,
added-at = {2022-02-25T00:00:00.000+0100},
author = {Satpathy, Sudhir and Mathew, Sanu K. and Suresh, Vikram B. and Anders, Mark A. and Kaul, Himanshu and Agarwal, Amit and Hsu, Steven and Chen, Gregory K. and Krishnamurthy, Ram K. and De, Vivek K.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/26f7b67195c74735c6793944af1604860/dblp},
ee = {https://doi.org/10.1109/JSSC.2016.2636859},
interhash = {a54949d62afac4a0592dd747c030b3b2},
intrahash = {6f7b67195c74735c6793944af1604860},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 4,
pages = {940-949},
timestamp = {2022-03-01T06:21:59.000+0100},
title = {A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc52.html#SatpathyMSAKAHC17},
volume = 52,
year = 2017
}