Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Vinet, Maud
add a person with the name Vinet, Maud
 

Other publications of authors with the same name

Delay partitioning helps reducing variability in 3DVLSI., , , , and . ESSCIRC, page 75-78. IEEE, (2016)Recent advances in 3D VLSI integration., , , , , , , , , and 7 other author(s). ICICDT, page 1-4. IEEE, (2016)Piezoresistive transduction optimization of p-doped poly-Silicon NEMS., , , , , , , and . ESSDERC, page 149-152. IEEE, (2015)A comprehensive study of monolithic 3D cell on cell design using commercial 2D tool., , , , , , , , , and 6 other author(s). DATE, page 1192-1196. ACM, (2015)From 2D to Monolithic 3D: Design Possibilities, Expectations and Challenges., , , , , , , , , and 2 other author(s). ISPD, page 127. ACM, (2015)3D monolithic integration., , , , , , , , , and 6 other author(s). ISCAS, page 2233-2236. IEEE, (2011)Opportunities brought by sequential 3D CoolCube™ integration., , , , , , , , , and 11 other author(s). ESSDERC, page 226-229. IEEE, (2016)Guidelines for intermediate back end of line (BEOL) for 3D sequential integration., , , , , , , , , and 18 other author(s). ESSDERC, page 252-255. IEEE, (2017)Strain and layout management in dual channel (sSOI substrate, SiGe channel) planar FDSOI MOSFETs., , , , , , , , , and 17 other author(s). ESSDERC, page 106-109. IEEE, (2014)Analog performance of strained SOI nanowires down to 10K., , , , , , and . ESSDERC, page 222-225. IEEE, (2016)