Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Delay partitioning helps reducing variability in 3DVLSI.

A. Ayres, O. Rozeau, B. Borot, L. Fesquet, and M. Vinet. ESSCIRC, page 75-78. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Rozeau, Olivier

add a person with the name Rozeau, Olivier

Other publications of authors with the same name

Impact of intermediate BEOL technology on standard cell performances of 3D VLSI.M. Brocard, G. Berhault, S. Thuries, F. Clermidy, P. Batude, C. Fenouillet-Béranger, L. Brunet, F. Andrieu, F. Deprat, J. Lacord and 3 other author(s). ESSDERC, page 218-221. IEEE, (2016)3D FPGA using high-density interconnect Monolithic Integration.O. Turkyilmaz, G. Cibrario, O. Rozeau, P. Batude, and F. Clermidy. DATE, page 1-4. European Design and Automation Association, (2014)From 2D to monolithic 3D predictive design platform: An innovative migration methodology for benchmark purpose.G. Cibrario, N. Salem, J. Lacord, K. Azizi-Mourier, O. Rozeau, E. Maurin, O. Billoint, S. Thuries, and A. Valentian. 3DIC, page 1-5. IEEE, (2016)Delay partitioning helps reducing variability in 3DVLSI.A. Ayres, O. Rozeau, B. Borot, L. Fesquet, and M. Vinet. ESSCIRC, page 75-78. IEEE, (2016)A comprehensive study of monolithic 3D cell on cell design using commercial 2D tool.O. Billoint, H. Sarhan, I. Rayane, M. Vinet, P. Batude, C. Fenouillet-Béranger, O. Rozeau, G. Cibrario, F. Deprat, A. Fustier and 6 other author(s). DATE, page 1192-1196. ACM, (2015)From 2D to Monolithic 3D: Design Possibilities, Expectations and Challenges.O. Billoint, H. Sarhan, I. Rayane, M. Vinet, P. Batude, C. Fenouillet-Béranger, O. Rozeau, G. Cibrario, F. Deprat, O. Turkyilmaz and 2 other author(s). ISPD, page 127. ACM, (2015)A high-level design rule library addressing CMOS and heterogeneous technologies.G. Cibrario, M. Gary, F. Gays, K. Azizi-Mourier, O. Billoint, O. Turkyilmaz, and O. Rozeau. ICICDT, page 1-4. IEEE, (2014)Towards ultra-dense arrays of VHF NEMS with FDSOI-CMOS active pixels for sensing applications.G. Arndt, C. Dupre, J. Arcamone, G. Cibrario, O. Rozeau, L. Duraffourg, E. Ollier, and É. Colinet. ISSCC, page 320-322. IEEE, (2012)Guidelines for intermediate back end of line (BEOL) for 3D sequential integration.C. Fenouillet-Béranger, S. Beaurepaire, F. Deprat, A. Sousa, L. Brunet, P. Batude, O. Rozeau, F. Andrieu, P. Besombes, M. Samson and 18 other author(s). ESSDERC, page 252-255. IEEE, (2017)

PUMA

Disambiguation of "Rozeau, Olivier"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Delay partitioning helps reducing variability in 3DVLSI.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Rozeau, Olivier"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Delay partitioning helps reducing variability in 3DVLSI.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Delay partitioning helps reducing variability in 3DVLSI.