Autor der Publikation

Thermal and free carrier laser interferometric mapping and failure analysis of anti-serial smart power ESD protection structures.

, , , , , , und . Microelectronics Reliability, 41 (9-10): 1501-1506 (2001)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

 

Weitere Publikationen von Autoren mit dem selben Namen

High voltage robustness of mold compounds under different environmental conditions., , und . IRPS, Seite 5. IEEE, (2015)System ESD robustness by co-design of on-chip and on-board protection measures., , und . Microelectronics Reliability, 50 (9-11): 1359-1366 (2010)Single pulse energy capability and failure modes of n- and p-channel LDMOS with thick copper metallization., , , , , , und . Microelectronics Reliability, 50 (9-11): 1347-1351 (2010)Thermal and free carrier laser interferometric mapping and failure analysis of anti-serial smart power ESD protection structures., , , , , , und . Microelectronics Reliability, 41 (9-10): 1501-1506 (2001)Automated setup for thermal imaging and electrical degradation study of power DMOS devices., , , , , , , , und . Microelectronics Reliability, 45 (9-11): 1688-1693 (2005)Thermal imaging of smart power DMOS transistors in the thermally unstable regime using a compact transient interferometric mapping system., , , , , , , , und . Microelectronics Reliability, 49 (9-11): 1346-1351 (2009)Wide range control of the sustaining voltage of electrostatic discharge protection elements realized in a smart power technology., , , und . Microelectronics Reliability, 41 (3): 385-393 (2001)Modeling and characterization of molding compound properties during cure., , , , , , und . Microelectronics Reliability, 49 (8): 872-876 (2009)Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method., , , , , und . Microelectronics Reliability, 43 (4): 545-548 (2003)Multiple-time-instant 2D thermal mapping during a single ESD event., , , , , , , , , und . Microelectronics Reliability, 44 (9-11): 1793-1798 (2004)