Author of the publication

Thermal imaging of smart power DMOS transistors in the thermally unstable regime using a compact transient interferometric mapping system.

, , , , , , , , and . Microelectronics Reliability, 49 (9-11): 1346-1351 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analysis of triggering behaviour of high voltage CMOS LDMOS clamps and SCRs during ESD induced latch-up., , , , , , , and . Microelectronics Reliability, 46 (9-11): 1591-1596 (2006)Multiple-time-instant 2D thermal mapping during a single ESD event., , , , , , , , , and . Microelectronics Reliability, 44 (9-11): 1793-1798 (2004)ESD characterization of multi-finger RF nMOSFET transistors by TLP and transient interferometric mapping technique., , , , , and . Microelectronics Reliability, 55 (9-10): 1471-1475 (2015)Experimental and numerical analysis of current flow homogeneity in low voltage SOI multi-finger gg-NMOS and NPN ESD protection devices., , , , , , , , and . Microelectronics Reliability, 47 (9-11): 1450-1455 (2007)Automated setup for thermal imaging and electrical degradation study of power DMOS devices., , , , , , , , and . Microelectronics Reliability, 45 (9-11): 1688-1693 (2005)Application of transient interferometric mapping method for ESD and latch-up analysis., , , , and . Microelectronics Reliability, 51 (9-11): 1592-1596 (2011)Thermal imaging of smart power DMOS transistors in the thermally unstable regime using a compact transient interferometric mapping system., , , , , , , , and . Microelectronics Reliability, 49 (9-11): 1346-1351 (2009)Hot spot analysis during thermal shutdown of SOI BCDMOS half bridge driver for automotive applications., , , and . Microelectronics Reliability, 48 (8-9): 1525-1528 (2008)Transient interferometric mapping of carrier plasma during external transient latch-up phenomena in latch-up test structures and I/O cells processed in CMOS technology., , , , , , and . Microelectronics Reliability, 49 (12): 1455-1464 (2009)