Author of the publication

Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method.

, , , , , and . Microelectronics Reliability, 43 (4): 545-548 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Pogany, Dionyz
add a person with the name Pogany, Dionyz
 

Other publications of authors with the same name

Thermal and free carrier laser interferometric mapping and failure analysis of anti-serial smart power ESD protection structures., , , , , , and . Microelectronics Reliability, 41 (9-10): 1501-1506 (2001)Improved thermal management of low voltage power devices with optimized bond wire positions., , , , , , , and . Microelectronics Reliability, 51 (9-11): 1913-1918 (2011)Reliability investigation of the degradation of the surface passivation of InAlN/GaN HEMTs using a dual gate structure., , , , , , , , , and 1 other author(s). Microelectronics Reliability, 52 (9-10): 1812-1815 (2012)Statistics and localisation of vertical breakdown in AlGaN/GaN HEMTs on SiC and Si substrates for power applications., , , , , , , , , and 2 other author(s). Microelectronics Reliability, 53 (9-11): 1444-1449 (2013)Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method., , , , , and . Microelectronics Reliability, 43 (4): 545-548 (2003)Multiple-time-instant 2D thermal mapping during a single ESD event., , , , , , , , , and . Microelectronics Reliability, 44 (9-11): 1793-1798 (2004)HMM-TLP correlation for system-efficient ESD design., , , , and . Microelectronics Reliability, 52 (6): 1012-1019 (2012)Electrical field mapping in InGaP HEMTs and GaAs terahertz emitters using backside infrared OBIC technique., , , , , , , , , and . Microelectronics Reliability, 42 (9-11): 1673-1677 (2002)Application of transient interferometric mapping method for ESD and latch-up analysis., , , , and . Microelectronics Reliability, 51 (9-11): 1592-1596 (2011)ESD characterization of multi-finger RF nMOSFET transistors by TLP and transient interferometric mapping technique., , , , , and . Microelectronics Reliability, 55 (9-10): 1471-1475 (2015)