PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sinanoglu, Ozgur"

Author of the publication

copydeleteadd this publication to your clipboard
Regaining Trust in VLSI Design: Design-for-Trust Techniques.

, , and . Proceedings of the IEEE, 102 (8): 1266-1282 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sinanoglu, Ozgur
add a person with the name Sinanoglu, Ozgur
 

Other publications of authors with the same name

Test Power Reduction via Deterministic Alignment of Stimulus and Response Bits., , and . J. Low Power Electronics, 7 (4): 573-584 (2011)Efficient Construction of Aliasing-Free Compaction Circuitry., and . IEEE Micro, 22 (5): 82-92 (2002)Scan-in and Scan-out Transition Co-optimization Through Modelling Generalized Serial Transformations.. J. Electronic Testing, 24 (4): 335-351 (2008)Reducing Average and Peak Test Power Through Scan Chain Modification., , and . J. Electronic Testing, 19 (4): 457-467 (2003)Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints., , and . J. Electronic Testing, 29 (1): 73-86 (2013)On the Application of Dynamic Scan Chain Partitioning for Reducing Peak Shift Power., , and . J. Electronic Testing, 26 (4): 465-481 (2010)Unified 2-D X-Alignment for Improving the Observability of Response Compactors., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (11): 1744-1757 (2011)Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (5): 808-821 (2015)Guest Editorial Special Section on Hardware Security and Trust., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (6): 873-874 (2015)Security Vulnerabilities of Emerging Nonvolatile Main Memories and Countermeasures., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (1): 2-15 (2015)