Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Guest Editorial Special Section on Hardware Security and Trust.

R. Karri, F. Koushanfar, O. Sinanoglu, Y. Makris, K. Mai, A. Sadeghi, and S. Bhunia. IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (6): 873-874 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Martin Kenner University of Stuttgart

Finn Kenklies University of Stuttgart

Karolin Tampe-Mai University of Stuttgart

Thomas Maier

Thomas Maier

Other publications of authors with the same name

SCAN-PUF: A low overhead Physically Unclonable Function from scan chain power-up states.B. Niewenhuis, R. Blanton, M. Bhargava, and K. Mai. ITC, page 1-8. IEEE Computer Society, (2013)Secure hardware-entangled field programmable gate arrays.B. Erbagci, N. Akkaya, M. Bhargava, R. Dondero, and K. Mai. J. Parallel Distrib. Comput., (2019)Deeply hardware-entangled reconfigurable logic and interconnect.B. Erbagci, M. Bhargava, R. Dondero, and K. Mai. ReConFig, page 1-8. IEEE, (2015)Statistical Learning in Chip (SLIC).R. Blanton, X. Li, K. Mai, D. Marculescu, R. Marculescu, J. Paramesh, J. Schneider, and D. Thomas. ICCAD, page 664-669. IEEE, (2015)A Technology-Agnostic Simulation Environment (TASE) for iterative custom IC design across processes.S. Nalam, M. Bhargava, K. Ringgenberg, K. Mai, and B. Calhoun. ICCD, page 523-528. IEEE Computer Society, (2009)An Inherently Secure FPGA using PUF Hardware-Entanglement and Side-Channel Resistant Logic in 65nm Bulk CMOS.B. Erbagci, N. Akkaya, C. Erbagci, and K. Mai. ESSCIRC, page 65-68. IEEE, (2019)Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines.U. Arslan, M. McCartney, M. Bhargava, X. Li, K. Mai, and L. Pileggi. CICC, page 415-418. IEEE, (2008)Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime.Y. Cai, G. Yalcin, O. Mutlu, E. Haratsch, A. Cristal, O. Ünsal, and K. Mai. ICCD, page 94-101. IEEE Computer Society, (2012)An efficient reliable PUF-based cryptographic key generator in 65nm CMOS.M. Bhargava, and K. Mai. DATE, page 1-6. European Design and Automation Association, (2014)Robust true random number generator using hot-carrier injection balanced metastable sense amplifiers.M. Bhargava, K. Sheikh, and K. Mai. HOST, page 7-13. IEEE Computer Society, (2015)