Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks.

C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong. FPGA, page 161-170. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization.D. Chen, J. Cong, Y. Fan, and L. Wan. IEEE Trans. VLSI Syst., 18 (4): 564-577 (2010)Synthesis Algorithm for Application-Specific Homogeneous Processor Networks.J. Cong, K. Gururaj, G. Han, and W. Jiang. IEEE Trans. VLSI Syst., 17 (9): 1318-1329 (2009)LUT-based FPGA technology mapping under arbitrary net-delay models.J. Cong, Y. Ding, T. Gao, and K. Chen. Computers & Graphics, 18 (4): 507-516 (1994)A new algorithm for standard cell global routing.J. Cong, and B. Preas. Integration, 14 (1): 49-65 (1992)High-Level Synthesis for FPGAs: From Prototyping to Deployment.J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (4): 473-491 (2011)Power modeling and characteristics of field programmable gate arrays.F. Li, Y. Lin, L. He, D. Chen, and J. Cong. IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (11): 1712-1724 (2005)Routability-Driven Placement and White Space Allocation.C. Li, M. Xie, C. Koh, J. Cong, and P. Madden. IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (5): 858-871 (2007)A Fully Pipelined and Dynamically Composable Architecture of CGRA.J. Cong, H. Huang, C. Ma, B. Xiao, and P. Zhou. FCCM, page 9-16. IEEE Computer Society, (2014)Coordinated resource optimization in behavioral synthesis.J. Cong, B. Liu, and J. Xu. DATE, page 1267-1272. IEEE, (2010)Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design.Y. Chen, J. Cong, H. Huang, B. Liu, C. Liu, M. Potkonjak, and G. Reinman. DATE, page 45-50. IEEE, (2012)

PUMA

Disambiguation of "Cong, Jason"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks.

Please choose a person to relate this publication to

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Cong, Jason"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks.

Please choose a person to relate this publication to

Jason Kennedy Appelbaum University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks.