Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

High-Level Synthesis for FPGAs: From Prototyping to Deployment.

J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (4): 473-491 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shuai Zhang University of Stuttgart

Guanhua Zhang University of Stuttgart

Dr. -Ing. Jing Zhang University of Stuttgart

Jixing Zhang University of Stuttgart

Dr. Xi Zhang University of Stuttgart

Other publications of authors with the same name

Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization.J. Cong, K. Gururaj, B. Liu, C. Liu, Z. Zhang, S. Zhou, and Y. Zou. FCCM, page 231-234. IEEE Computer Society, (2009)Multithreaded pipeline synthesis for data-parallel kernels.M. Tan, B. Liu, S. Dai, and Z. Zhang. ICCAD, page 718-725. IEEE, (2014)Characterizing the Benefits and Limitations of Smart Building Meeting Room Scheduling.A. Majumdar, Z. Zhang, and D. Albonesi. ICCPS, page 6:1-6:10. IEEE Computer Society, (2016)Building Efficient Deep Neural Networks with Unitary Group Convolutions.R. Zhao, Y. Hu, J. Dotzel, C. Sa, and Z. Zhang. CoRR, (2018)Channel Gating Neural Networks.W. Hua, C. Sa, Z. Zhang, and G. Suh. CoRR, (2018)Platform choices and design demands for IoT platforms: cost, power, and performance tradeoffs.D. Chen, J. Cong, S. Gurumani, W. mei W. Hwu, K. Rupnow, and Z. Zhang. IET Cyper-Phys. Syst.: Theory & Appl., 1 (1): 70-77 (2016)Bit-level optimization for high-level synthesis and FPGA-based acceleration.J. Zhang, Z. Zhang, S. Zhou, M. Tan, X. Liu, X. Cheng, and J. Cong. FPGA, page 59-68. ACM, (2010)T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations.N. Srivastava, H. Rong, P. Barua, G. Feng, H. Cao, Z. Zhang, D. Albonesi, V. Sarkar, W. Chen, P. Petersen and 5 other author(s). FCCM, page 181-189. IEEE, (2019)Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications.G. Liu, J. Primmer, and Z. Zhang. DAC, page 122. ACM, (2019)Reverse engineering convolutional neural networks through side-channel information leaks.W. Hua, Z. Zhang, and G. Suh. DAC, page 4:1-4:6. ACM, (2018)