Author of the publication

LUT-based FPGA technology mapping under arbitrary net-delay models.

, , , and . Computers & Graphics, 18 (4): 507-516 (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization., , , and . IEEE Trans. VLSI Syst., 18 (4): 564-577 (2010)Synthesis Algorithm for Application-Specific Homogeneous Processor Networks., , , and . IEEE Trans. VLSI Syst., 17 (9): 1318-1329 (2009)LUT-based FPGA technology mapping under arbitrary net-delay models., , , and . Computers & Graphics, 18 (4): 507-516 (1994)Routability-Driven Placement and White Space Allocation., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (5): 858-871 (2007)High-Level Synthesis for FPGAs: From Prototyping to Deployment., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (4): 473-491 (2011)Power modeling and characteristics of field programmable gate arrays., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (11): 1712-1724 (2005)A new algorithm for standard cell global routing., and . Integration, 14 (1): 49-65 (1992)Compilation and architecture support for customized vector instruction extension., , , , , , , and . ASP-DAC, page 652-657. IEEE, (2012)A Fully Pipelined and Dynamically Composable Architecture of CGRA., , , , and . FCCM, page 9-16. IEEE Computer Society, (2014)Incremental CAD., , , and . ICCAD, page 236-243. IEEE Computer Society, (2000)