Author of the publication

Analysis of dual-VT SRAM cells with full-swing single-ended bit line sensing for on-chip cache.

, , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (2): 91-95 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Foreword: Silicon systems for the Internet of Everything.. ISSCC, page 5. IEEE, (2016)Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design., , , , , , and . IEEE Design & Test of Computers, 28 (1): 22-31 (2011)A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology., , , , , , , , , and . J. Solid-State Circuits, 44 (1): 148-154 (2009)A 1.1 GHz 12 µA/Mb-Leakage SRAM Design in 65 nm Ultra-Low-Power CMOS Technology With Integrated Leakage Reduction for Mobile Applications., , , , , , , , , and 7 other author(s). J. Solid-State Circuits, 43 (1): 172-179 (2008)Unsignalized intersections: Can ITS offer improved efficiency and safety?, , , and . ITSC, page 1948-1953. IEEE, (2011)Process, Temperature, and Supply-Noise Tolerant 45nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits., , , , , , , , , and 3 other author(s). J. Solid-State Circuits, 44 (4): 1199-1208 (2009)Circuit Design in Nano-Scale CMOS Technologies.. A-SSCC, page 1-4. IEEE, (2018)Flexible Network Interface (FNI): A Mission-centric Integration Framework for Next Generation DoD SATCOM Networks., , , , , , and . MILCOM, page 91-95. IEEE, (2021)A 153Mb-SRAM Design with Dynamic Stability Enhancement and Leakage Reduction in 45nm High-Κ Metal-Gate CMOS Technology., , , , , , , , , and . ISSCC, page 376-377. IEEE, (2008)A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS., , , , , and . J. Solid-State Circuits, 51 (4): 1003-1008 (2016)