Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.

Y. Yang, J. Park, S. Song, J. Wang, G. Yeap, and S. Jung. IEEE Trans. on Circuits and Systems, 62-I (6): 1538-1545 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Qian Song University of Stuttgart

Jianing Song University of Stuttgart

Bowen Song University of Stuttgart

Jing Song University of Stuttgart

Other publications of authors with the same name

Single Bit-Line 7T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Performance and Energy in 14 nm FinFET Technology.Y. Yang, H. Jeong, S. Song, J. Wang, G. Yeap, and S. Jung. IEEE Trans. on Circuits and Systems, 63-I (7): 1023-1032 (2016)Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology.Y. Yang, J. Park, S. Song, J. Wang, G. Yeap, and S. Jung. IEEE Trans. VLSI Syst., 23 (11): 2748-2752 (2015)SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.Y. Yang, J. Park, S. Song, J. Wang, G. Yeap, and S. Jung. IEEE Trans. on Circuits and Systems, 62-I (6): 1538-1545 (2015)FinFET based SRAM bitcell design for 32 nm node and below.S. Song, M. Abu-Rahma, and G. Yeap. Microelectronics Journal, 42 (3): 520-526 (2011)Improved device variability in scaled MOSFETs with deeply retrograde channel profile.J. Woo, P. Chien, F. Yang, S. Song, C. Chidambaram, J. Wang, and G. Yeap. Microelectronics Reliability, 54 (6-7): 1090-1095 (2014)Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time.H. Jeong, J. Park, S. Song, and S. Jung. J. Solid-State Circuits, 54 (8): 2304-2315 (2019)PPAC scaling enablement for 5nm mobile SoC technology.M. Badaroglu, J. Xu, J. Zhu, D. Yang, J. Bao, S. Song, P. Feng, R. Ritzenthaler, H. Mertens, G. Eneman and 7 other author(s). ESSDERC, page 240-243. IEEE, (2017)

PUMA

Disambiguation of "Song, Seung Chul"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.

Please choose a person to relate this publication to

Qian Song University of Stuttgart

Jianing Song University of Stuttgart

Bowen Song University of Stuttgart

Jing Song University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Song, Seung Chul"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.

Please choose a person to relate this publication to

Qian Song University of Stuttgart

Jianing Song University of Stuttgart

Bowen Song University of Stuttgart

Jing Song University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.