Author of the publication

SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit.

, , , , , and . IEEE Trans. on Circuits and Systems, 62-I (6): 1538-1545 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FinFET based SRAM bitcell design for 32 nm node and below., , and . Microelectronics Journal, 42 (3): 520-526 (2011)Transistor-interconnect mobile system-on-chip co-design method for holistic battery energy minimization., , , , , , , , , and 1 other author(s). VLSIC, page 84-. IEEE, (2015)Single Bit-Line 7T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Performance and Energy in 14 nm FinFET Technology., , , , , and . IEEE Trans. on Circuits and Systems, 63-I (7): 1023-1032 (2016)Improved device variability in scaled MOSFETs with deeply retrograde channel profile., , , , , , and . Microelectronics Reliability, 54 (6-7): 1090-1095 (2014)Holistic technology optimization and key enablers for 7nm mobile SoC., , , , , , , , , and 4 other author(s). VLSIC, page 198-. IEEE, (2015)Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at <= 7nm nodes., , , , , , , , , and 4 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Technology-design-manufacturing co-optimization for advanced mobile SoCs.. CICC, page 1-8. IEEE, (2014)Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology., , , , , and . IEEE Trans. VLSI Syst., 23 (11): 2748-2752 (2015)SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit., , , , , and . IEEE Trans. on Circuits and Systems, 62-I (6): 1538-1545 (2015)BSIM4-based lateral diode model for LNA co-designed with ESD protection circuit., , , , , , , and . ISQED, page 87-91. IEEE, (2010)