Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.

N. Fraser, D. Moss, J. Lee, S. Tridgell, C. Jin, and P. Leong. FPL, page 1-6. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pascal Mossier University of Stuttgart

Nikola Mößner University of Stuttgart

PD Dr. Nicola Mößner University of Stuttgart

Jonathan Kießling University of Stuttgart

J. K\"astner

Other publications of authors with the same name

Braiding: A scheme for resolving hazards in kernel adaptive filters.S. Tridgell, D. Moss, N. Fraser, and P. Leong. FPT, page 136-143. IEEE, (2015)FPGA Implementations of Kernel Normalised Least Mean Squares Processors.N. Fraser, J. Lee, D. Moss, J. Faraone, S. Tridgell, C. Jin, and P. Leong. TRETS, 10 (4): 26:1-26:20 (2017)Unrolling Ternary Neural Networks.S. Tridgell, M. Kumm, M. Hardieck, D. Boland, D. Moss, P. Zipf, and P. Leong. ACM Trans. Reconfigurable Technol. Syst., 12 (4): 22:1-22:23 (2019)A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.N. Fraser, D. Moss, J. Lee, S. Tridgell, C. Jin, and P. Leong. FPL, page 1-6. IEEE, (2015)Real-time FPGA-based Anomaly Detection for Radio Frequency Signals.D. Moss, D. Boland, P. Pourbeik, and P. Leong. ISCAS, page 1-5. IEEE, (2018)Long Short-Term Memory for Radio Frequency Spectral Prediction and its Real-Time FPGA Implementation.Siddhartha, Y. Lee, D. Moss, J. Faraone, P. Blackmore, D. Salmond, D. Boland, and P. Leong. MILCOM, page 1-9. IEEE, (2018)Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?E. Nurvitadhi, G. Venkatesh, J. Sim, D. Marr, R. Huang, J. Hock, Y. Liew, K. Srivatsan, D. Moss, S. Subhaschandra and 1 other author(s). FPGA, page 5-14. ACM, (2017)A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study.D. Moss, K. Srivatsan, E. Nurvitadhi, P. Ratuszniak, C. Johnson, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPGA, page 107-116. ACM, (2018)Distributed kernel learning using Kernel Recursive Least Squares.N. Fraser, D. Moss, N. Epain, and P. Leong. ICASSP, page 5500-5504. IEEE, (2015)An FPGA-based spectral anomaly detection system.D. Moss, Z. Zhang, N. Fraser, and P. Leong. FPT, page 175-182. IEEE, (2014)

PUMA

Disambiguation of "Moss, Duncan J. M."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.

Please choose a person to relate this publication to

Pascal Mossier University of Stuttgart

Nikola Mößner University of Stuttgart

PD Dr. Nicola Mößner University of Stuttgart

Jonathan Kießling University of Stuttgart

J. K\"astner

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Moss, Duncan J. M."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.

Please choose a person to relate this publication to

Pascal Mossier University of Stuttgart

Nikola Mößner University of Stuttgart

PD Dr. Nicola Mößner University of Stuttgart

Jonathan Kießling University of Stuttgart

J. K\"astner

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation.