Author of the publication

A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study.

, , , , , , , , , and . FPGA, page 107-116. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CoolPIM: Thermal-Aware Source Throttling for Efficient PIM Instruction Offloading., , , , , and . IPDPS, page 680-689. IEEE Computer Society, (2018)Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC., , , , , and . FPL, page 1-4. IEEE, (2016)A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch., , , , and . MICRO, page 247-257. IEEE Computer Society, (2012)Specializing FGPU for Persistent Deep Learning., , , , , , , , , and . FPL, page 326-333. IEEE, (2019)A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches., , , and . IEEE Micro, 34 (3): 80-90 (2014)FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion., , , and . ISCA, page 321-332. IEEE Computer Society, (2012)Resilient die-stacked DRAM caches., , , and . ISCA, page 416-427. ACM, (2013)Evaluating and Enhancing Intel® Stratix® 10 FPGAs for Persistent Real-Time AI., , , , , , , , , and 6 other author(s). FPGA, page 119. ACM, (2019)BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models., , and . PACT, page 241-252. IEEE Computer Society, (2015)Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs., , , , , , , , , and 6 other author(s). FCCM, page 199-207. IEEE, (2019)