Author of the publication

Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction.

, , , , , , and . J. Solid-State Circuits, 48 (1): 66-81 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (3): 481-494 (2008)Derivation of signal flow for switch-level simulation., , , and . EURO-DAC, page 301-305. IEEE Computer Society, (1990)A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM., , , and . J. Solid-State Circuits, 43 (10): 2338-2348 (2008)RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance., , , , , , , and . J. Solid-State Circuits, 44 (1): 32-48 (2009)Alignment-Independent Chip-to-Chip Communication for Sensor Applications Using Passive Capacitive Signaling., , and . J. Solid-State Circuits, 44 (4): 1156-1166 (2009)A 42 nJ/Conversion On-Demand State-of-Charge Indicator for Miniature IoT Li-Ion Batteries., , , , and . J. Solid-State Circuits, 54 (2): 524-537 (2019)A Millimeter-Scale Energy-Autonomous Sensor System With Stacked Battery and Solar Cells., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 48 (3): 801-813 (2013)Exploring Variability and Performance in a Sub-200-mV Processor., , , , , , , , , and 2 other author(s). J. Solid-State Circuits, 43 (4): 881-891 (2008)Bus encoding for total power reduction using a leakage-aware buffer configuration., , , and . IEEE Trans. VLSI Syst., 13 (12): 1376-1383 (2005)Design and Evaluation of Confidence-Driven Error-Resilient Systems., , , and . IEEE Trans. VLSI Syst., 22 (8): 1727-1737 (2014)