Author of the publication

Bus encoding for total power reduction using a leakage-aware buffer configuration.

, , , and . IEEE Trans. VLSI Syst., 13 (12): 1376-1383 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 150pW program-and-hold timer for ultra-low-power sensor platforms., , and . ISSCC, page 326-327. IEEE, (2009)Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating., , , and . IEEE Trans. VLSI Syst., 15 (11): 1215-1224 (2007)Performance Driven OPC for Mask Cost Reduction., , , and . ISQED, page 270-275. IEEE Computer Society, (2005)Transition Aware Global Signaling (TAGS)., and . ISQED, page 53-59. IEEE Computer Society, (2002)A New Threshold Voltage Assignment Scheme for Runtime Leakage Reduction in On-Chip Repeaters., , and . ICCD, page 138-143. IEEE Computer Society, (2004)Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (3): 468-479 (2007)Hardware Designs for Security in Ultra-Low-Power IoT Systems: An Overview and Survey., , and . IEEE Micro, 37 (6): 72-89 (2017)Limits of Parallelism and Boosting in Dim Silicon., , , , , , and . IEEE Micro, 33 (5): 30-37 (2013)Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation., , , and . IEEE Trans. VLSI Syst., 20 (9): 1645-1655 (2012)Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low $V_dd$ Operation., , , and . IEEE Trans. VLSI Syst., 20 (4): 605-615 (2012)