Author of the publication

A 150pW program-and-hold timer for ultra-low-power sensor platforms.

, , and . ISSCC, page 326-327. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating., , , and . IEEE Trans. VLSI Syst., 15 (11): 1215-1224 (2007)Power-Driven Challenges in Nanometer Design., and . IEEE Design & Test of Computers, 18 (6): 12-22 (2001)A global wiring paradigm for deep submicron design., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (2): 242-252 (2000)Gate-length biasing for runtime-leakage control., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (8): 1475-1485 (2006)Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion., , , , , , , and . IEEE Trans. VLSI Syst., 10 (6): 799-805 (2002)A Constant Energy-Per-Cycle Ring Oscillator Over a Wide Frequency Range for Wireless Sensor Nodes., , and . J. Solid-State Circuits, 51 (3): 697-711 (2016)A 1920 × 1080 30-frames/s 2.3 TOPS/W Stereo-Depth Processor for Energy-Efficient Autonomous Navigation of Micro Aerial Vehicles., , , , , , , , , and . J. Solid-State Circuits, 53 (1): 76-90 (2018)Digitally Controlled Leakage-Based Oscillator and Fast Relocking MDLL for Ultra Low Power Sensor Platform., , , and . J. Solid-State Circuits, 50 (5): 1263-1274 (2015)Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction., , , , , , and . J. Solid-State Circuits, 48 (1): 66-81 (2013)Crosstalk-Aware PWM-Based On-Chip Links With Self-Calibration in 65 nm CMOS., , and . J. Solid-State Circuits, 46 (9): 2041-2052 (2011)