PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fojtik, Matthew"

Author of the publication

copydeleteadd this publication to your clipboard
A Millimeter-Scale Energy-Autonomous Sensor System With Stacked Battery and Solar Cells.

, , , , , , , , , , and . J. Solid-State Circuits, 48 (3): 801-813 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ph. D. Matthew Millard University of Stuttgart

Matthew Joliffe University of Stuttgart

 

Other publications of authors with the same name

A Millimeter-Scale Energy-Autonomous Sensor System With Stacked Battery and Solar Cells., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 48 (3): 801-813 (2013)In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter., , , , , , and . ISSCC, page 188-189. IEEE, (2010)Modeling and Analysis of Power Supply Noise Tolerance with Fine-Grained GALS Adaptive Clocks., , , , , and . ASYNC, page 75-82. IEEE Computer Society, (2016)A modular digital VLSI flow for high-productivity SoC design., , , , , , , , , and 5 other author(s). DAC, page 72:1-72:6. ACM, (2018)A 2.98nW bandgap voltage reference using a self-tuning low leakage sample and hold., , , and . VLSIC, page 200-201. IEEE, (2012)Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores., , , , , , , , , and 5 other author(s). ISSCC, page 190-192. IEEE, (2012)Ground-referenced signaling for intra-chip and short-reach chip-to-chip interconnects., , , , , , , , , and 6 other author(s). CICC, page 1-8. IEEE, (2018)A Pausible Bisynchronous FIFO for GALS Systems., , and . ASYNC, page 1-8. IEEE Computer Society, (2015)Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction., , , , , , and . J. Solid-State Circuits, 48 (1): 66-81 (2013)A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm., , , , , , , , , and 7 other author(s). VLSI Circuits, page 300-. IEEE, (2019)