PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Fick, David"

Author of the publication

copydeleteadd this publication to your clipboard
In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter.

, , , , , , and . ISSCC, page 188-189. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Marie Davidova University of Stuttgart

David Inkermann

David Briesenick University of Stuttgart

David Gudnason University of Stuttgart

David Stieler University of Stuttgart

 

Other publications of authors with the same name

A 346 µm 2 VCO-Based, Reference-Free, Self-Timed Sensor Interface for Cubic-Millimeter Sensor Nodes in 28 nm CMOS., , , , and . J. Solid-State Circuits, 49 (11): 2462-2473 (2014)Reconfigurable Multicore Server Processors for Low Power Operation., , , , and . SAMOS, volume 5657 of Lecture Notes in Computer Science, page 247-254. Springer, (2009)A Reliable Routing Architecture and Algorithm for NoCs., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 31 (5): 726-739 (2012)A highly resilient routing algorithm for fault-tolerant NoCs., , , , , and . DATE, page 21-26. IEEE, (2009)Assessing the performance limits of parallelized near-threshold computing., , , , , , and . DAC, page 1147-1152. ACM, (2012)Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction., , , , , , and . J. Solid-State Circuits, 48 (1): 66-81 (2013)Limits of Parallelism and Boosting in Dim Silicon., , , , , , and . IEEE Micro, 33 (5): 30-37 (2013)Centip3De: A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130 nm CMOS., , , , , , , , , and 5 other author(s). J. Solid-State Circuits, 48 (1): 104-117 (2013)Bubble Razor: An architecture-independent approach to timing-error detection and correction., , , , , , and . ISSCC, page 488-490. IEEE, (2012)Vicis: a reliable network for unreliable silicon., , , , , and . DAC, page 812-817. ACM, (2009)