PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bull, David M."

Author of the publication

copydeleteadd this publication to your clipboard
RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance.

, , , , , , , and . J. Solid-State Circuits, 44 (1): 32-48 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Dr. Andreas Bulling University of Stuttgart

Dr. Marie Davidova University of Stuttgart

Kyra Bullert University of Stuttgart

Julia Bulling University of Stuttgart

Hon. -Prof. Dr. Alexander Bulling University of Stuttgart

 

Other publications of authors with the same name

A low-power 1GHz razor FIR accelerator with time-borrow tracking pipeline and approximate error correction in 65nm CMOS., , and . ISSCC, page 428-429. IEEE, (2013)Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms., , , and . IEEE Trans. VLSI Syst., 21 (6): 989-999 (2013)Analysis of adaptive clocking technique for resonant supply voltage noise mitigation., , and . ISLPED, page 128-133. IEEE, (2015)A 0.6V all-digital body-coupled wakeup transceiver for IoT applications., , , , and . VLSIC, page 98-. IEEE, (2015)A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation., , , , , and . J. Solid-State Circuits, 46 (1): 18-31 (2011)Correction to Ä Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation"., , , , , and . J. Solid-State Circuits, 46 (3): 705 (2011)GeST: An Automatic Framework For Generating CPU Stress-Tests., , , , and . ISPASS, page 1-10. IEEE, (2019)Error-resilient low-power DSP via path-delay shaping., , , and . DAC, page 1008-1013. ACM, (2011)A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation., , , , , and . ISSCC, page 284-285. IEEE, (2010)RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance., , , , , , , and . J. Solid-State Circuits, 44 (1): 32-48 (2009)