Author of the publication

Correction to Ä Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation".

, , , , , and . J. Solid-State Circuits, 46 (3): 705 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1GHz hardware loop-accelerator with razor-based dynamic adaptation for energy-efficient operation., , , and . CICC, page 1-4. IEEE, (2013)Predicting future complementary metal-oxide-semiconductor technology - challenges and approaches., , , , , , , and . IET Computers & Digital Techniques, 10 (6): 315-322 (2016)Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation., , , , , , , and . IEEE Micro, 24 (6): 10-20 (2004)Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization., , , and . MICRO, page 573-585. IEEE Computer Society, (2018)Optimal Inductance for On-chip RLC Interconnections., , , and . ICCD, page 264-. IEEE Computer Society, (2003)Reducing pipeline energy demands with local DVS and dynamic retiming., , , , , and . ISLPED, page 319-324. ACM, (2004)RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance., , , , , , , and . J. Solid-State Circuits, 44 (1): 32-48 (2009)Design and Optimization of Inductive-Coupling Links for 3-D-ICs., , and . IEEE Trans. VLSI Syst., 27 (3): 711-723 (2019)Circuit-aware architectural simulation., , , , , and . DAC, page 305-310. ACM, (2004)Harnessing voltage margins for energy efficiency in multicore CPUs., , , , , and . MICRO, page 503-516. ACM, (2017)