PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Geuskens, Bibiche M."

Author of the publication

copydeleteadd this publication to your clipboard
Error Detection and Correction in Microprocessor Core and Memory Due to Fast Dynamic Voltage Droops.

, , , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 208-217 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

M. Nudischer

M. Kratzer

M. Liewald

M. Fittingho

M. Christmann

 

Other publications of authors with the same name

Error Detection and Correction in Microprocessor Core and Memory Due to Fast Dynamic Voltage Droops., , , , , , , , , and 1 other author(s). IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 208-217 (2011)Tunable Replica Bits for Dynamic Variation Tolerance in 8T SRAM Arrays., , , , , , , and . J. Solid-State Circuits, 46 (4): 797-805 (2011)Dynamic variation monitor for measuring the impact of voltage droops on microprocessor clock frequency., , , , , , , , , and . CICC, page 1-4. IEEE, (2010)A 0.45-1 V Fully-Integrated Distributed Switched Capacitor DC-DC Converter With High Density MIM Capacitor in 22 nm Tri-Gate CMOS., , , , , , and . J. Solid-State Circuits, 49 (4): 917-927 (2014)PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction., , , , , , , , and . ISSCC, page 352-353. IEEE, (2010)All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control., , , , , , , , , and . IEEE Trans. on Circuits and Systems, 58-I (9): 2017-2025 (2011)A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 46 (1): 194-208 (2011)A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip., , , , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (8-A): 760-771 (2013)Opportunities for PMOS read and write ports in low voltage dual-port 8T bit cell arrays., , , , and . CICC, page 1-4. IEEE, (2010)Content Addressable Memory for Low-Power and High-Performance Applications., , and . CSIE (3), page 423-427. IEEE Computer Society, (2009)