Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Cheramy, Séverine
add a person with the name Cheramy, Séverine
 

Other publications of authors with the same name

Advanced 3D Technologies and Architectures for 3D Smart Image Sensors., , , , , , , , , and 7 other author(s). DATE, page 674-679. IEEE, (2019)2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters., , , , , , , , , and 18 other author(s). ISSCC, page 46-48. IEEE, (2020)Experimental Insights Into Thermal Dissipation in TSV-Based 3-D Integrated Circuits., , , , , , , , , and 6 other author(s). IEEE Design & Test, 33 (3): 21-36 (2016)A 29 Gops/Watt 3D-Ready 16-Core Computing Fabric with Scalable Cache Coherent Architecture Using Distributed L2 and Adaptive L3 Caches., , , , , , , , , and 2 other author(s). ESSCIRC, page 318-321. IEEE, (2018)A 4 × 4 × 2 Homogeneous Scalable 3D Network-on-Chip Circuit With 326 MFlit/s 0.66 pJ/b Robust and Fault Tolerant Asynchronous 3D Links., , , , , , , , , and 9 other author(s). J. Solid-State Circuits, 52 (1): 33-49 (2017)IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 56 (1): 79-97 (2021)3D integration demonstration of a wireless product with design partitioning., , , , , , , , , and 17 other author(s). 3DIC, page 1-5. IEEE, (2011)Silicon based dry-films evaluation for 2.5D and 3D Wafer-Level system integration improvement., , , , , , , , , and 3 other author(s). 3DIC, page TS1.4.1-TS1.4.8. IEEE, (2015)8.1 A 4×4×2 homogeneous scalable 3D network-on-chip circuit with 326MFlit/s 0.66pJ/b robust and fault-tolerant asynchronous 3D links., , , , , , , , , and 4 other author(s). ISSCC, page 146-147. IEEE, (2016)Which interconnects for which 3D applications? Status and perspectives., , , , , and . 3DIC, page 1-6. IEEE, (2013)