PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sinanoglu, Ozgur"

Author of the publication

copydeleteadd this publication to your clipboard
AppGNN : Approximation-Aware Functional Reverse Engineering Using Graph Neural Networks

, , , , , and . ICCAD '22 : Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, page 152. New York, Association for Computing Machinery, (2022)
DOI: 10.1145/3508352.3549471

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sinanoglu, Ozgur
add a person with the name Sinanoglu, Ozgur
 

Other publications of authors with the same name

Test Power Reduction via Deterministic Alignment of Stimulus and Response Bits., , and . J. Low Power Electronics, 7 (4): 573-584 (2011)Efficient Construction of Aliasing-Free Compaction Circuitry., and . IEEE Micro, 22 (5): 82-92 (2002)Regaining Trust in VLSI Design: Design-for-Trust Techniques., , and . Proceedings of the IEEE, 102 (8): 1266-1282 (2014)Fast and Energy-Frugal Deterministic Test Through Test Vector Correlation Exploitation., and . DFT, page 325-333. IEEE Computer Society, (2002)On the Application of Dynamic Scan Chain Partitioning for Reducing Peak Shift Power., , and . J. Electronic Testing, 26 (4): 465-481 (2010)Unified 2-D X-Alignment for Improving the Observability of Response Compactors., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (11): 1744-1757 (2011)Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (5): 808-821 (2015)Guest Editorial Special Section on Hardware Security and Trust., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (6): 873-874 (2015)Scan-in and Scan-out Transition Co-optimization Through Modelling Generalized Serial Transformations.. J. Electronic Testing, 24 (4): 335-351 (2008)Reducing Average and Peak Test Power Through Scan Chain Modification., , and . J. Electronic Testing, 19 (4): 457-467 (2003)