Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors.

X. Si, W. Khwa, J. Chen, J. Li, X. Sun, R. Liu, S. Yu, H. Yamauchi, Q. Li, and M. Chang. IEEE Trans. on Circuits and Systems, 66-I (11): 4172-4185 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Achim Menges University of Stuttgart

Supplemental Materials for: Visual Analysis of Fitness Landscapes in Architectural Design OptimizationM. Abdelaal, M. Galuschka, M. Zorn, F. Kannenberg, A. Menges, T. Wortmann, D. Weiskopf, and K. Kurzhals. Software, (2024)Related to: Manuscript accepted for publication in the Visual Computer journal.

Kuan Meng University of Stuttgart

Dr. Sisi Fan University of Stuttgart

Raphael Menges University of Stuttgart

Nicola Fanton University of Stuttgart

Other publications of authors with the same name

17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time.M. Chang, C. Lin, A. Lee, C. Kuo, G. Yang, H. Tsai, T. Chen, S. Sheu, P. Tseng, H. Lee and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)SRAM Cell Current in Low Leakage Design.D. Kwai, C. Hsiao, C. Kuo, C. Chuang, M. Hsu, Y. Chen, Y. Sung, H. Pan, C. Lee, M. Chang and 1 other author(s). MTDT, page 65-70. IEEE Computer Society, (2006)A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed.Z. Wang, Y. Liu, A. Lee, F. Su, C. Lo, Z. Yuan, J. Li, C. Lin, W. Chen, H. Chiu and 7 other author(s). J. Solid-State Circuits, 52 (10): 2769-2785 (2017)A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors.C. Xue, W. Chen, J. Liu, J. Li, W. Lin, W. Lin, J. Wang, W. Wei, T. Chang, T. Chang and 12 other author(s). ISSCC, page 388-390. IEEE, (2019)Considerations Of Integrating Computing-In-Memory And Processing-In-Sensor Into Convolutional Neural Network Accelerators For Low-Power Edge Devices.K. Tang, W. Wei, Z. Yeh, T. Hsu, Y. Chiu, C. Xue, Y. Kuo, T. Wen, M. Ho, C. Lo and 3 other author(s). VLSI Circuits, page 166-. IEEE, (2019)Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory.M. Alioto, M. Abadir, T. Arslan, C. Boon, A. Burg, C. Chang, M. Chang, Y. Chang, P. Chen, P. Corsonello and 47 other author(s). IEEE Trans. VLSI Syst., 27 (2): 253-280 (2019)A Full-Sensing-Margin Dual-Reference Sensing Scheme for Deeply-Scaled STT-RAM.H. Zhang, W. Kang, Y. Zhang, M. Chang, and W. Zhao. IEEE Access, (2018)Wide VDD Embedded Asynchronous SRAM With Dual-Mode Self-Timed Technique for Dynamic Voltage Systems.M. Chang, S. Yang, and K. Chen. IEEE Trans. on Circuits and Systems, 56-I (8): 1657-1667 (2009)Crosstalk-insensitive via-programming ROMs using content-aware design framework.M. Chang, L. Chiou, and K. Wen. IEEE Trans. on Circuits and Systems, 53-II (6): 443-447 (2006)A Large Sigma V TH /VDD Tolerant Zigzag 8T SRAM With Area-Efficient Decoupled Differential Sensing and Fast Write-Back Scheme.J. Wu, Y. Chen, M. Chang, P. Chou, C. Chen, H. Liao, M. Chen, Y. Chu, W. Wu, and H. Yamauchi. J. Solid-State Circuits, 46 (4): 815-827 (2011)