Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors.

X. Si, W. Khwa, J. Chen, J. Li, X. Sun, R. Liu, S. Yu, H. Yamauchi, Q. Li, and M. Chang. IEEE Trans. on Circuits and Systems, 66-I (11): 4172-4185 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. -Ing. Daniela Sanchez University of Stuttgart

Hermann Sandmaier University of Stuttgart

Hon. -Prof. Dr. -Ing. Stefan Winkler University of Stuttgart

Marius Winter University of Stuttgart

Carlos Sánchez Delgado University of Stuttgart

Other publications of authors with the same name

A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In-Memory/Digital RRAM Macro Supporting Iterative Write With Verification and Online Read-Disturb Detection.J. Yoon, M. Chang, W. Khwa, Y. Chih, M. Chang, and A. Raychowdhury. IEEE J. Solid State Circuits, 57 (1): 68-79 (2022)A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS.R. Guo, Y. Liu, S. Zheng, S. Wu, P. Ouyang, W. Khwa, X. Chen, J. Chen, X. Li, L. Liu and 3 other author(s). VLSI Circuits, page 120-. IEEE, (2019)7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications.W. Khwa, M. Chang, J. Wu, M. Lee, T. Su, K. Yang, T. Chen, T. Wang, H. Li, M. BrightSky and 3 other author(s). ISSCC, page 134-135. IEEE, (2016)Parallelizing SRAM arrays with customized bit-cell for binary neural networks.R. Liu, X. Peng, X. Sun, W. Khwa, X. Si, J. Chen, J. Li, M. Chang, and S. Yu. DAC, page 21:1-21:6. ACM, (2018)A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors.X. Si, W. Khwa, J. Chen, J. Li, X. Sun, R. Liu, S. Yu, H. Yamauchi, Q. Li, and M. Chang. IEEE Trans. on Circuits and Systems, 66-I (11): 4172-4185 (2019)A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors.W. Khwa, J. Chen, J. Li, X. Si, E. Yang, X. Sun, R. Liu, P. Chen, Q. Li, S. Yu and 1 other author(s). ISSCC, page 496-498. IEEE, (2018)A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100× for Storage Class Memory Applications.W. Khwa, M. Chang, J. Wu, M. Lee, T. Su, K. Yang, T. Chen, T. Wang, H. Li, M. BrightSky and 3 other author(s). J. Solid-State Circuits, 52 (1): 218-228 (2017)