PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Yang, Keng-Hao"

Author of the publication

copydeleteadd this publication to your clipboard
7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications.

, , , , , , , , , , , , and . ISSCC, page 134-135. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiliu Yang University of Stuttgart

Yang Wang University of Stuttgart

Guangpu Yang University of Stuttgart

Xiang Hao University of Stuttgart

Hsiu-Yu Yang University of Stuttgart

 

Other publications of authors with the same name

High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols., , , , , , and . IEEE Trans. VLSI Syst., 24 (3): 1169-1173 (2016)7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications., , , , , , , , , and 3 other author(s). ISSCC, page 134-135. IEEE, (2016)Leak Stopper: An Actively Revitalized Snoop Filter Architecture with Effective Generation Control., , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 22 (3): 46:1-46:27 (2017)Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI., , , , , , and . DAC, page 100:1-100:6. ACM, (2015)A ReRAM-Based 4T2R Nonvolatile TCAM Using RC-Filtered Stress-Decoupled Scheme for Frequent-OFF Instant-ON Search Engines Used in IoT and Big-Data Processing., , , , , , , , , and . J. Solid-State Circuits, 51 (11): 2786-2798 (2016)Reconfigurable vertical profiling framework for the android runtime system., , , , , and . ACM Trans. Embedded Comput. Syst., 13 (2s): 59:1-59:25 (2014)A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100× for Storage Class Memory Applications., , , , , , , , , and 3 other author(s). J. Solid-State Circuits, 52 (1): 218-228 (2017)Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability., , , , , , , , and . IEEE Trans. VLSI Syst., 23 (9): 1628-1639 (2015)Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination., , , , , , , and . DAC, page 38:1-38:6. ACM, (2014)