PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Rylyakov, Alexander V."

Author of the publication

copydeleteadd this publication to your clipboard
A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.

, , , , , , , , , , , , , , and . IEEE Trans. on Circuits and Systems, 60-I (8): 2009-2017 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

V. Vaikuntanathan

Alexander Verl

On the Dynamics and Emergency Stop Behavior of Cable-Driven Parallel Robots, , and . ROMANSY 21 - Robot Design, Dynamics and Control, volume 569 of CISM International Centre for Mechanical Sciences, page 431--438. Switzerland, Springer Verlag and Springer International Publishing, (2016)

V. Zaverkin

Alexander Jaust

Alexander Jaust

 

Other publications of authors with the same name

Deeply-scaled CMOS-integrated nanophotonic devices for next generation supercomputers., , , , , and . ACM Great Lakes Symposium on VLSI, page 475-476. ACM, (2011)An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz., , , , and . IEEE Trans. VLSI Syst., 18 (7): 1043-1056 (2010)Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications., , , , , , and . ISSCC, page 94-95. IEEE, (2009)A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI., , and . J. Solid-State Circuits, 43 (1): 42-51 (2008)A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS., , , , , , , , , and 5 other author(s). IEEE Trans. on Circuits and Systems, 60-I (8): 2009-2017 (2013)A 6V Swing 3.6% THD >40GHz Driver with 4.5× Bandwidth Extension for a 272Gb/s Dual-Polarization 16-QAM Silicon Photonic Transmitter., , , , , , , , , and 8 other author(s). ISSCC, page 484-486. IEEE, (2019)A Wide Power-Supply Range (0.5V-to-1.3V) Wide Tuning Range (500 MHz-to-8 GHz) All-Static CMOS AD PLL in 65nm SOI., , , , and . ISSCC, page 172-173. IEEE, (2007)34-GBd Linear Transimpedance Amplifier for 200-Gb/s DP-16-QAM Optical Coherent Receivers., , , , , and . J. Solid-State Circuits, 54 (3): 834-844 (2019)A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing., , , , , , , , , and 5 other author(s). J. Solid-State Circuits, 48 (5): 1138-1150 (2013)A Throughput-Optimized Optical Network for Data-Intensive Computing., , , , , , , , , and 1 other author(s). IEEE Micro, 34 (5): 52-63 (2014)