Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.

J. Plouchart, M. Ferriss, A. Natarajan, A. Valdes-Garcia, B. Sadhu, A. Rylyakov, B. Parker, M. Beakes, A. Babakhani, S. Yaldiz, L. Pileggi, R. Harjani, S. Reynolds, J. Tierno, and D. Friedman. IEEE Trans. on Circuits and Systems, 60-I (8): 2009-2017 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Babakhani, Aydin

add a person with the name Babakhani, Aydin

Other publications of authors with the same name

A Full-Duplex Single-Chip Transceiver With Self-Interference Cancellation in 0.13 µm SiGe BiCMOS for Electron Paramagnetic Resonance Spectroscopy.X. Yang, and A. Babakhani. J. Solid-State Circuits, 51 (10): 2408-2419 (2016)Solving large-scale linear circuit problems via convex optimization.J. Lavaei, A. Babakhani, A. Hajimiri, and J. Doyle. CDC, page 4977-4984. IEEE, (2009)Wireless synchronization of mm-wave arrays in 65nm CMOS.C. Chen, and A. Babakhani. CICC, page 1-4. IEEE, (2015)A 30GHz impulse radiator with on-chip antennas for high-resolution 3D imaging.P. Chen, and A. Babakhani. RWS, page 32-34. IEEE, (2015)A Spectral-Scanning Nuclear Magnetic Resonance Imaging (MRI) Transceiver.A. Hassibi, A. Babakhani, and A. Hajimiri. J. Solid-State Circuits, 44 (6): 1805-1813 (2009)An Integral Path Self-Calibration Scheme for a Dual-Loop PLL.M. Ferriss, J. Plouchart, A. Natarajan, A. Rylyakov, B. Parker, J. Tierno, A. Babakhani, S. Yaldiz, A. Valdes-Garcia, B. Sadhu and 1 other author(s). J. Solid-State Circuits, 48 (4): 996-1008 (2013)An Energy-Efficient Wirelessly Powered Millimeter-Scale Neurostimulator Implant Based on Systematic Codesign of an Inductive Loop Antenna and a Custom Rectifier.H. Lyu, J. Wang, J. La, J. Chung, and A. Babakhani. IEEE Trans. Biomed. Circuits and Systems, 12 (5): 1131-1143 (2018)An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS.M. Ferriss, J. Plouchart, A. Natarajan, A. Rylyakov, B. Parker, A. Babakhani, S. Yaldiz, B. Sadhu, A. Valdes-Garcia, J. Tierno and 1 other author(s). VLSIC, page 176-177. IEEE, (2012)An ultra-wideband impulse receiver for sub-100fsec time-transfer and sub-30μm localization.H. Aggrawal, and A. Babakhani. RWS, page 42-44. IEEE, (2016)Passively Controllable Smart Antennas.J. Lavaei, A. Babakhani, A. Hajimiri, and J. Doyle. GLOBECOM, page 1-6. IEEE, (2010)

PUMA

Disambiguation of "Babakhani, Aydin"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Babakhani, Aydin"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.