PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Raghunathan, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (11): 2035-2045 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anand Venkatachalam University of Stuttgart

Mahathi Anand University of Stuttgart

 

Other publications of authors with the same name

Variation-Aware System-Level Power Analysis., , , and . IEEE Trans. VLSI Syst., 18 (8): 1173-1184 (2010)A framework for efficient and scalable execution of domain-specific templates on GPUs., , and . IPDPS, page 1-12. IEEE, (2009)Exploiting the forgiving nature of applications for scalable parallel execution., , , and . IPDPS, page 1-12. IEEE, (2010)High-level macro-modeling and estimation techniques for switching activity and power consumption., , and . IEEE Trans. VLSI Syst., 11 (4): 538-557 (2003)Design space exploration for optimizing on-chip communication architectures., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (6): 952-961 (2004)High-level energy macromodeling of embedded software., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (9): 1037-1050 (2002)Controller-based power management for control-flow intensive designs., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 18 (10): 1496-1508 (1999)Guest Editors' Introduction: Green Buildings., and . IEEE Design & Test of Computers, 29 (4): 5-7 (2012)A Secure User Interface for Web Applications Running Under an Untrusted Operating System., , and . CIT, page 865-870. IEEE Computer Society, (2010)Eliminating memory bottlenecks for a JPEG encoder through distributed logic-memory architecture and computation-unit integrated memory., , , and . CICC, page 239-242. IEEE, (2005)