Author of the publication

High-level energy macromodeling of embedded software.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (9): 1037-1050 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-level energy macromodeling of embedded software., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (9): 1037-1050 (2002): Reducing test application time in high-level test generation., , and . ITC, page 829-838. IEEE Computer Society, (2000)TAO: regular expression-based register-transfer level testability analysis and optimization., , and . IEEE Trans. VLSI Syst., 9 (6): 824-832 (2001)Integrating variable-latency components into high-level synthesis., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (10): 1105-1117 (2000)High-Level Synthesis with Variable-Latency Components., , and . VLSI Design, page 220-227. IEEE Computer Society, (2000)Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips., , , and . DAC, page 513-518. ACM, (2000)Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions., , and . DAC, page 108-113. ACM Press, (1998)A framework for testing core-based systems-on-a-chip., , and . ICCAD, page 385-390. IEEE Computer Society, (1999)Transient Power Management Through High Level Synthesis., , , and . ICCAD, page 545-552. IEEE Computer Society, (2001)COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems., , and . IEEE Trans. VLSI Syst., 7 (1): 92-104 (1999)