Author of the publication

Formal derivation of optimal active shielding for low-power on-chip buses.

, , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (5): 821-836 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Circuit design techniques for increasing the output power of switched capacitor charge pumps., , and . CCECE, page 1-5. IEEE, (2014)On the Scaling of Temperature-Dependent Effects., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (10): 1882-1888 (2007)Skewed Repeater Bus: A Low-Power Scheme for On-Chip Buses., , , , , , , , and . IEEE Trans. on Circuits and Systems, 55-I (7): 1904-1910 (2008)Modeling the response of Bang-Bang digital PLLs to phase error perturbations., , , , , , and . CICC, page 1-4. IEEE, (2012)Serial-link bus: a low-power on-chip bus architecture., , , , and . ICCAD, page 541-546. IEEE Computer Society, (2005)Two-dimensional models for quantum effects on short channel electrostatics of lightly doped symmetric double-gate MOSFETs., , and . IET Circuits, Devices & Systems, 12 (4): 341-346 (2018)Emitter-coupled spin-transistor logic., , , , and . NANOARCH, page 139-145. ACM, (2012)Area optimization for leakage reduction and thermal stability in nanometer scale technologies., and . ASP-DAC, page 231-236. IEEE, (2006)On-chip inductance cons and pros.. IEEE Trans. VLSI Syst., 10 (6): 685-694 (2002)Low power FPAA design based on OTA using 90nm CMOS technology., , , , , , , and . ICEAC, page 1-4. IEEE, (2011)