Author of the publication

System level design of telecom systems using formal model refinement: Applying the B method/language in practice.

, and . Journal of Systems Architecture - Embedded Systems Design, 54 (1-2): 287-304 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Heterogeneous system level co-simulation for the design of telecommunication systems., , , , and . Journal of Systems Architecture, 51 (12): 688-705 (2005)Specification, Implementation, and Validation of Object-Oriented Embedded Systems., , and . ECOOP Workshops, volume 1964 of Lecture Notes in Computer Science, page 150-177. Springer, (2000)Hardware - Software Co-design of embedded telecommunication systems using multiple formalisms for application development., , , , , , , and . FORTE, volume 135 of IFIP Conference Proceedings, page 387-403. Kluwer, (1998)System level design of telecom systems using formal model refinement: Applying the B method/language in practice., and . Journal of Systems Architecture - Embedded Systems Design, 54 (1-2): 287-304 (2008)High-level co-simulation based on the extension of processor simulators., , , , and . Journal of Systems Architecture, 47 (1): 1-13 (2001)A hardware/software codesign framework for developing complex embedded systems using formal model refinement., , , and . FDL, page 598-612. ECSI, (2004)A Heterogeneous Co-simulation Environment for Complex Embedded Telecommunication Systems., , , , and . FDL, page 355-366. ECSI, (2004)Reusable Architecture Templates and Automatic Specification Mapping for the Efficient Implementation of ATM Protocols., , , , , and . International Workshop on Rapid System Prototyping, page 45-50. IEEE Computer Society, (1998)Static Mapping of Applications on Heterogeneous Multi-Core Platforms Combining Logic-Based Benders Decomposition with Integer Linear Programming., , , and . ACM Trans. Design Autom. Electr. Syst., 23 (2): 26:1-26:24 (2018)System Level Architecture Exploration for Reconfigurable Systems On Chip., , , , , , and . FPL, page 1-6. IEEE, (2006)