PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Puri, Ruchir"

Author of the publication

copydeleteadd this publication to your clipboard
Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 35 (5): 820-831 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Puri, Ruchir
add a person with the name Puri, Ruchir
 

Other publications of authors with the same name

5.5GHz system z microprocessor and multi-chip module., , , , , , , , , and 13 other author(s). ISSCC, page 46-47. IEEE, (2013)Design Considerations of Scaled Sub-0.1 ?m PD/SOI CMOS Circuits., , , and . ISQED, page 153-158. IEEE Computer Society, (2003)Making Manufacturing Work For You., , , , , , , and . DAC, page 107-108. IEEE, (2007)Analyzing Analytics, , and . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2015)PARADIS: An Efficient Parallel Algorithm for In-place Radix Sort., , , , , and . PVLDB, 8 (12): 1518-1529 (2015)DeltaSyn: An efficient logic difference optimizer for ECO synthesis., , , and . ICCAD, page 789-796. ACM, (2009)Technology Impacts on Sub-90nm CMOS Circuit Design and Design Methodologies., , and . VLSI Design, page 5-7. IEEE Computer Society, (2006)Custom is from Venus and synthesis from Mars., , , , , and . DAC, page 992. ACM, (2008)The POWER8TM processor: Designed for big data, analytics, and cloud environments., , , , , , , , , and 10 other author(s). ICICDT, page 1-4. IEEE, (2014)Bridging high performance and low power in processor design., , , and . ISLPED, page 183-188. ACM, (2014)