Author of the publication

Modeling unbuffered latches for timing analysis.

, , and . ICCAD, page 254-260. IEEE Computer Society / ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Skewed Repeater Bus: A Low-Power Scheme for On-Chip Buses., , , , , , , , and . IEEE Trans. on Circuits and Systems, 55-I (7): 1904-1910 (2008)Inductance Effects in RLC Trees., , and . Journal of Circuits, Systems, and Computers, 11 (3): 305- (2002)On the Extraction of On-Chip Inductance., and . Journal of Circuits, Systems, and Computers, 12 (1): 31-40 (2003)On the Scaling of Temperature-Dependent Effects., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (10): 1882-1888 (2007)Modeling the response of Bang-Bang digital PLLs to phase error perturbations., , , , , , and . CICC, page 1-4. IEEE, (2012)Serial-link bus: a low-power on-chip bus architecture., , , , and . ICCAD, page 541-546. IEEE Computer Society, (2005)Circuit design techniques for increasing the output power of switched capacitor charge pumps., , and . CCECE, page 1-5. IEEE, (2014)A CMOS based operational floating current conveyor., , , and . ICECS, page 157-160. IEEE, (2015)Low power FPAA design based on OTA using 90nm CMOS technology., , , , , , , and . ICEAC, page 1-4. IEEE, (2011)A dynamic calibration scheme for on-chip process and temperature variations., , and . ISCAS, page 2047-2050. IEEE, (2011)