Author of the publication

A 0.5-V 0.4-to-1.6-GHz 8-Phase Bootstrap Ring-VCO Using Inherent Non-Overlapping Clocks Achieving a 162.2-dBc/Hz FoM.

, , , and . IEEE Trans. on Circuits and Systems, 66-II (2): 157-161 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and test strategy underlying a low-voltage analog-baseband IC for 802.11a/b/g WLAN SiP receivers., , and . ISCAS, IEEE, (2006)Design of an ESD-Protected Ultra-Wideband LNA in Nanoscale CMOS for Full-Band Mobile TV Tuners., and . IEEE Trans. on Circuits and Systems, 56-I (5): 933-942 (2009)A 0.5-V 0.4-to-1.6-GHz 8-Phase Bootstrap Ring-VCO Using Inherent Non-Overlapping Clocks Achieving a 162.2-dBc/Hz FoM., , , and . IEEE Trans. on Circuits and Systems, 66-II (2): 157-161 (2019)A Hardware-Efficient Feedback Polynomial Topology for DPD Linearization of Power Amplifiers: Theory and FPGA Validation., , and . IEEE Trans. on Circuits and Systems, 65-I (9): 2889-2902 (2018)A 0.12-mm2 1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-µs Settling Time for Multi-ISM-Band ULP Radios., , , , , , , and . IEEE Trans. on Circuits and Systems, 66-I (9): 3307-3316 (2019)A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers With Maximized Timing Margin., , , and . IEEE Trans. on Circuits and Systems, 65-I (9): 3014-3026 (2018)A 0.0045-mm2 32.4-µW Two-Stage Amplifier for pF-to-nF Load Using CM Frequency Compensation., , , , and . IEEE Trans. on Circuits and Systems, 62-II (3): 246-250 (2015)A Regulation-Free Sub-0.5-V 16-/24-MHz Crystal Oscillator With 14.2-nJ Startup Energy and 31.8-µW Steady-State Power., , , and . J. Solid-State Circuits, 53 (9): 2624-2635 (2018)Correction to Ä 0.016 mm2 144-µW Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With >0.95-MHz GBW"., , , and . J. Solid-State Circuits, 48 (6): 1539 (2013)A 53-to-75-mW, 59.3-dB HRR, TV-Band White-Space Transmitter Using a Low-Frequency Reference LO in 65-nm CMOS., , and . J. Solid-State Circuits, 48 (9): 2078-2089 (2013)