PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ieong, Chio-In"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.12-mm2 1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-µs Settling Time for Multi-ISM-Band ULP Radios.

, , , , , , , and . IEEE Trans. on Circuits and Systems, 66-I (9): 3307-3316 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Simone Chiocchetti University of Stuttgart

David Inkermann

Stephan Ingerl University of Stuttgart

D. Inkermann

Caleb Stewart Inskeep University of Stuttgart

 

Other publications of authors with the same name

Wide Input Range Supply Voltage Tolerant Capacitive Sensor Readout Using On-Chip Solar Cell., , , , , , and . Journal of Circuits, Systems, and Computers, 25 (1): 1640006:1-1640006:21 (2016)Sub-threshold standard cell library design for ultra-low power biomedical applications., , , , , and . EMBC, page 1454-1457. IEEE, (2013)Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques., , , , , , and . IEEE Trans. VLSI Syst., 23 (12): 3119-3123 (2015)A 0.12-mm2 1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-µs Settling Time for Multi-ISM-Band ULP Radios., , , , , , , and . IEEE Trans. on Circuits and Systems, 66-I (9): 3307-3316 (2019)A 0.45 V 147-375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures., , , , , and . IEEE Trans. VLSI Syst., 25 (4): 1307-1319 (2017)Sub-threshold VLSI logic family exploiting unbalanced pull-up/down network, logical effort and inverse-narrow-width techniques., , , , , , and . ASP-DAC, page 15-16. IEEE, (2016)Sub-µW QRS detection processor using quadratic spline wavelet transform and maxima modulus pair recognition for power-efficient wireless arrhythmia monitoring., , , and . ASP-DAC, page 21-22. IEEE, (2016)A 0.83-µW QRS Detection Processor Using Quadratic Spline Wavelet Transform for Wireless ECG Acquisition in 0.35-µm CMOS., , , , , , , , and . IEEE Trans. Biomed. Circuits and Systems, 6 (6): 586-595 (2012)