Author of the publication

Design and test strategy underlying a low-voltage analog-baseband IC for 802.11a/b/g WLAN SiP receivers.

, , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC., , , , , and . CICC, page 1-4. IEEE, (2012)Quantitative noise analysis of jitter-induced nonuniformly sampled-and-held signals., , and . ICASSP (6), page 253-256. IEEE, (2003)Statistical Spectra and Distortion Analysis of Time-Interleaved Sampling Bandwidth Mismatch., , , and . IEEE Trans. on Circuits and Systems, 55-II (7): 648-652 (2008)A Rapid Power-Switchable Track-and-Hold Amplifier in 90-nm CMOS., , , , , and . IEEE Trans. on Circuits and Systems, 57-II (1): 16-20 (2010)A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems., , and . ISCAS (1), page 369-372. IEEE, (2004)Highly accurate mismatch-free SC delay circuits with reduced finite gain and offset sensitivity., , and . ISCAS (2), page 57-60. IEEE, (1999)Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output., , , and . ISCAS (1), page 129-132. IEEE, (2003)A high-speed frequency up-translated SC bandpass filter with auto-zeroing for DDFS systems., , and . ISCAS (1), page 320-323. IEEE, (2001)A Highly-Linear Successive-Approximation Front-End Digitizer with Built-in Sample-and-Hold Function for Pipeline/Two-Step ADC., , , and . ISCAS, page 1947-1950. IEEE, (2007)A Fully Integrated Digital LDO With Coarse-Fine-Tuning and Burst-Mode Operation., , , , and . IEEE Trans. on Circuits and Systems, 63-II (7): 683-687 (2016)