Author of the publication

A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC.

, , , , , and . CICC, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arijit Singha Hazari University of Stuttgart

Electrocatalytic proton reduction: Metal based fused diporphyrins with proton relays for efficient catalysis, , , , , , , , and . Dataset, (2024)Related to: Chandra, S., Singha Hazari, A., Song, Q., Hunger, D., Neuman, N. I., van Slageren, J., Klemm, E. & Sarkar, B. (2023). Remarkable Enhancement of Catalytic Activity of Cu-Complexes in the Electrochemical Hydrogen Evolution Reaction by Using Triply Fused Porphyrin. ChemSusChem 16, e202201146. doi: 10.1002/cssc.202201146.
 

Other publications of authors with the same name

A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators., , , , , and . APCCAS, page 1011-1014. IEEE, (2010)Polyphase Decomposition for Tunable Band-Pass Sigma-Delta A/D Converters., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (4): 537-547 (2015)An ultra low power 9-bit 1-MS/s pipelined SAR ADC for bio-medical applications., , , , , , and . ICECS, page 878-881. IEEE, (2010)A Fixed-Pulse Shape Feedback Technique with reduced clock-jitter sensitivity in Continuous-Time sigma-delta modulators., , , , , and . ICECS, page 547-550. IEEE, (2010)A 10MHz BW 78dB DR CT ΣΔ modulator with novel switched high linearity VCO-based quantizer., , , , , and . ISCAS, page 65-68. IEEE, (2012)A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS., , , , , , , and . ISCAS, page 2239-2242. IEEE, (2013)An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC., , , , , , and . J. Solid-State Circuits, 47 (11): 2763-2772 (2012)A 6 b 5 GS/s 4 Interleaved 3 b/Cycle SAR ADC., , , , and . J. Solid-State Circuits, 51 (2): 365-377 (2016)Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC., , , , , and . IEEE Trans. VLSI Syst., 24 (7): 2603-2607 (2016)Limit Cycle Oscillation Reduction for Digital Low Dropout Regulators., , , , , and . IEEE Trans. on Circuits and Systems, 63-II (9): 903-907 (2016)