Author of the publication

A 28-nm 320-Kb TCAM Macro Using Split-Controlled Single-Load 14T Cell and Triple-Margin Voltage Sense Amplifier.

, , , , , and . J. Solid-State Circuits, 54 (10): 2743-2753 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Achim Menges University of Stuttgart

ABxM.MultiStorey.Columns: Agent-based Column Arrangement for Multi-Storey Structures, , and . Software, (2024)
ABxM.MultiStorey.Columns: Agent-based Column Arrangement for Multi-Storey Structures, , and . Software, (2024)Timber Column Slab Solver, , , , and . Software, (2024)Related to: Udaykumar, K., Orozco, L., Krtschil, A., Menges, A., & Knippers, J. (2023). Interactive gradient-decent optimization method for timber column-slab structures. In Proceedings of IASS Annual Symposia, IASS 2023 Melbourne Symposium: Optimisation methods and applications. International Association for Shell and Spatial Structures (IASS). url: https://www.ingentaconnect.com/contentone/iass/piass/2023/00002023/00000008/art00010.Reinforcement Arrangement Data, , , , and . Dataset, (2024)Related to: Orozco, L., Krtschil, A., Skoury, L., Knippers, J., & Menges, A. (2022). Arrangement of reinforcement in variable density timber slab systems for multi-story construction. International Journal of Architectural Computing, vol. 20, no. 4, pp. 707-727. doi: 10.1177/14780771221135003.
 

Other publications of authors with the same name

Wide VDD Embedded Asynchronous SRAM With Dual-Mode Self-Timed Technique for Dynamic Voltage Systems., , and . IEEE Trans. on Circuits and Systems, 56-I (8): 1657-1667 (2009)Crosstalk-insensitive via-programming ROMs using content-aware design framework., , and . IEEE Trans. on Circuits and Systems, 53-II (6): 443-447 (2006)A Large Sigma V TH /VDD Tolerant Zigzag 8T SRAM With Area-Efficient Decoupled Differential Sensing and Fast Write-Back Scheme., , , , , , , , , and . J. Solid-State Circuits, 46 (4): 815-827 (2011)Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements., , , , , and . J. Solid-State Circuits, 45 (10): 2142-2155 (2010)A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V$_TH$ Read-Port, and Offset Cell VDD Biasing Techniques., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 48 (10): 2558-2569 (2013)SRAM Cell Current in Low Leakage Design., , , , , , , , , and 1 other author(s). MTDT, page 65-70. IEEE Computer Society, (2006)17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time., , , , , , , , , and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)A 260mV L-shaped 7T SRAM with bit-line (BL) Swing expansion schemes based on boosted BL, asymmetric-VTH read-port, and offset cell VDD biasing techniques., , , , , , , , , and 2 other author(s). VLSIC, page 112-113. IEEE, (2012)A ReRAM-Based 4T2R Nonvolatile TCAM Using RC-Filtered Stress-Decoupled Scheme for Frequent-OFF Instant-ON Search Engines Used in IoT and Big-Data Processing., , , , , , , , , and . J. Solid-State Circuits, 51 (11): 2786-2798 (2016)A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed., , , , , , , , , and 7 other author(s). J. Solid-State Circuits, 52 (10): 2769-2785 (2017)