PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Raghunathan, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
A case study on modeling shared memory access effects during performance analysis of HW/SW systems.

, , , , and . CODES, page 117-121. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anand Venkatachalam University of Stuttgart

Mahathi Anand University of Stuttgart

 

Other publications of authors with the same name

Variation-Aware System-Level Power Analysis., , , and . IEEE Trans. VLSI Syst., 18 (8): 1173-1184 (2010)High-level Synthesis of Multi-process Behavioral Descriptions., , , and . VLSI Design, page 467-473. IEEE Computer Society, (2003)High-Level Synthesis with SIMD Units., , , and . VLSI Design, page 407-413. IEEE Computer Society, (2002)Trustworthiness of Medical Devices and Body Area Networks., , and . Proceedings of the IEEE, 102 (8): 1174-1188 (2014)Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms., , , and . DATE, page 728-733. European Design and Automation Association, Leuven, Belgium, (2006)Exploiting the forgiving nature of applications for scalable parallel execution., , , and . IPDPS, page 1-12. IEEE, (2010)A framework for efficient and scalable execution of domain-specific templates on GPUs., , and . IPDPS, page 1-12. IEEE, (2009)Guest Editors' Introduction: Green Buildings., and . IEEE Design & Test of Computers, 29 (4): 5-7 (2012)High-level macro-modeling and estimation techniques for switching activity and power consumption., , and . IEEE Trans. VLSI Syst., 11 (4): 538-557 (2003)Design space exploration for optimizing on-chip communication architectures., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (6): 952-961 (2004)