PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Dey, Sujit"

Author of the publication

copydeleteadd this publication to your clipboard
High-level Synthesis of Multi-process Behavioral Descriptions.

, , , and . VLSI Design, page 467-473. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Dey, Sujit
add a person with the name Dey, Sujit
 

Other publications of authors with the same name

Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication., , , and . IEEE Trans. VLSI Syst., 16 (10): 1413-1426 (2008)Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores., , and . J. Electronic Testing, 18 (4-5): 529-538 (2002)Design of testable sequential circuits by repositioning flip-flops., and . J. Electronic Testing, 7 (1-2): 105-114 (1995)Access Prediction for Knowledge Workers in Enterprise Data Repositories., , , , and . ICEIS (1), page 150-161. SciTePress, (2015)An Interconnect Architecture for Networking Systems on Chips., , and . IEEE Micro, 22 (5): 36-45 (2002)Adaptive and energy efficient wavelet image compression for mobile multimedia data services., and . ICC, page 2484-2490. IEEE, (2002)Fully Automated Learning for Application-Specific Web Video Classification., and . Web Intelligence, page 307-314. IEEE Computer Society, (2013)Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO)., and . ISQED, page 133-140. IEEE Computer Society, (2006)JAVRE: A Joint Asymmetric Video Rendering and Encoding Approach to Enable Optimized Cloud Mobile 3D Virtual Immersive User Experience., and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (4): 544-559 (2016)A New Parallel Sorting Algorithm and its Efficient VLSI Implementation., and . Comput. J., 33 (3): 241-246 (1990)