PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ellguth, Georg"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic voltage and frequency scaling for neuromorphic many-core systems.

, , , , , , , , , , , , , , , , , , and . ISCAS, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Ilche Georgievski University of Stuttgart

M. Sc. Patrick Georgi University of Stuttgart

Daniel Georg University of Stuttgart

Prof. Dr. Hans-Georg Kemper

Führungsinformationssysteme im Kontext der Business Intelligence: Das Beispiel bms:roi der Bayer MaterialScience, , and . HMD Praxis der Wirtschaftsinformatik, 48 (6): 46-54 (2011)

Hon. -Prof. Dr. Georg Urban University of Stuttgart

 

Other publications of authors with the same name

A 335Mb/s 3.9mm2 65nm CMOS flexible MIMO detection-decoding engine achieving 4G wireless data rates., , , , , , , , , and 2 other author(s). ISSCC, page 216-218. IEEE, (2012)Low power design of the X-GOLD® SDR 20 baseband processor., , , , , , , and . DATE, page 792-793. IEEE, (2010)A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology., , , , , and . IEEE Trans. VLSI Syst., 21 (3): 566-570 (2013)A database accelerator for energy-efficient query processing and optimization., , , , , , , , , and 7 other author(s). NORCAS, page 1-5. IEEE, (2016)On-Chip Measurement and Compensation of Timing Imbalances in High-Speed Serial NoC Links., , , and . IJERTCS, 3 (4): 42-56 (2012)A low-power cell-based-design multi-port register file in 65nm CMOS technology., , , and . ISCAS, page 313-316. IEEE, (2010)Switched-Capacitor Realization of Presynaptic Short-Term-Plasticity and Stop-Learning Synapses in 28 nm CMOS., , , , , , , and . CoRR, (2014)Dynamic voltage and frequency scaling for neuromorphic many-core systems., , , , , , , , , and 9 other author(s). ISCAS, page 1-4. IEEE, (2017)Performance Analysis of a Comparator Based Mixed-Signal Control Loop in 28 nm CMOS., , , , , , , , and . VLSI-SoC, page 155-158. IEEE, (2019)A Biological-Realtime Neuromorphic System in 28 nm CMOS using Low-Leakage Switched Capacitor Circuits., , , , , , , and . CoRR, (2014)