PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kawasumi, Atsushi"

Author of the publication

copydeleteadd this publication to your clipboard
0.4V SRAM with bit line swing suppression charge share hierarchical bit line scheme.

, , , , and . CICC, page 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kawasumi, Atsushi
add a person with the name Kawasumi, Atsushi
 

Other publications of authors with the same name

Low-Power Design Approach of 11FO4 256-Kbyte Embedded SRAM for the Synergistic Processor Element of a Cell Processor., , , , , , , , and . IEEE Micro, 25 (5): 30-38 (2005)Post-Silicon Clock Deskew Employing Hot-Carrier Injection Trimming With On-Chip Skew Monitoring and Auto-Stressing Scheme for Sub/Near Threshold Digital Circuits., , , , , , , , and . IEEE Trans. on Circuits and Systems, 58-II (5): 294-298 (2011)Highly Energy-Efficient SRAM With Hierarchical Bit Line Charge-Sharing Method Using Non-Selected Bit Line Charges., , , , , , and . J. Solid-State Circuits, 48 (4): 924-931 (2013)A 47% access time reduction with a worst-case timing-generation scheme utilizing a statistical method for ultra low voltage SRAMs., , , , , , , and . VLSIC, page 100-101. IEEE, (2012)A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 49 (1): 118-126 (2014)7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme., , , , , , , , , and 3 other author(s). ISSCC, page 132-133. IEEE, (2016)A 13.8pJ/Access/Mbit SRAM with charge collector circuits for effective use of non-selected bit line charges., , , , , , and . VLSIC, page 60-61. IEEE, (2012)Energy efficiency deterioration by variability in SRAM and circuit techniques for energy saving without voltage reduction., , , , , , , and . ICICDT, page 1-4. IEEE, (2012)Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI., , , , , , , , , and 19 other author(s). IBM Journal of Research and Development, 51 (5): 529-544 (2007)A 27% active and 85% standby power reduction in dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit., , , , , , , , , and 1 other author(s). ISSCC, page 320-321. IEEE, (2013)