PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bellido, Manuel J."

Author of the publication

copydeleteadd this publication to your clipboard
Design of a FFT/IFFT module as an IP core suitable for embedded systems.

, , , , , , , and . SIES, page 337-340. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

J. K\"astner

J. Schwarz

Manuel Wittlinger University of Stuttgart

Switching Mode Power Amplifier Concept Combining Pulse-Width, Pulse-Position and Conductance Modulation, , and . 2022 Kleinheubach Conference, page 1-4. IEEE, (2024)

J. K\"astner

J Walter

 

Other publications of authors with the same name

Modeling of real bistables in VHDL., , , , and . EURO-DAC, page 460-465. IEEE Computer Society, (1993)Gate-level simulation of CMOS circuits using the IDDM model., , , , and . ISCAS (5), page 483-486. IEEE, (2001)Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits., , , , , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 501-510. Springer, (2003)Degradation Delay Model Extension to CMOS Gates., , , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 149-158. Springer, (2000)Studying the Viability of Static Complementary Metal-Oxide-Semiconductor Gates with a Large Number of Inputs When Using Separate Transistor Wells., , , , , , and . J. Low Power Electronics, 7 (3): 444-452 (2011)Multimedia System for Instruction and Learning Electronics., , , and . CALISCE, volume 1108 of Lecture Notes in Computer Science, page 442-444. Springer, (1996)Power Dissipation Associated to Internal Effect Transitions in Static CMOS Gates., , , , , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 389-398. Springer, (2008)Internode: Internal Node Logic Computational Model., , , , , and . Annual Simulation Symposium, page 241-248. IEEE Computer Society, (2003)Signal Sampling Based Transition Modeling for Digital Gates Characterization., , , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 829-837. Springer, (2004)Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits., , , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 316-326. Springer, (2000)