Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits.

D. Guerrero, G. Wilke, J. Güntzel, M. Bellido, J. Juan-Chico, P. de Clavijo, and A. Millán. PATMOS, volume 2799 of Lecture Notes in Computer Science, page 501-510. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prof. Jose Luis Moro University of Stuttgart

Jithin Jose University of Stuttgart

Basil Jose University of Stuttgart

Luis Orozco University of Stuttgart

Luis Mandl University of Stuttgart

Other publications of authors with the same name

Improving Critical Path Identification in Functional Timing Analysis.D. Ferrão, G. Wilke, R. da Luz Reis, and J. Güntzel. SBCCI, page 297-302. IEEE Computer Society, (2003)Incremental Layer Assignment Driven by an External Signoff Timing Engine.V. Livramento, D. Liu, S. Chowdhury, B. Yu, X. Xu, D. Pan, J. Güntzel, and L. dos Santos. IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (7): 1126-1139 (2017)Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.V. Livramento, C. Guth, R. Netto, J. Güntzel, and L. dos Santos. ICCAD, page 528-535. IEEE, (2015)A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.V. Livramento, C. Guth, J. Güntzel, and M. de Oliveira Johann. ACM Trans. Design Autom. Electr. Syst., 19 (4): 40:1-40:25 (2014)Computational Delay Models to Estimate the Delay of Floating Cubes in CMOS Circuits.D. Guerrero, G. Wilke, J. Güntzel, M. Bellido, J. Juan-Chico, P. de Clavijo, and A. Millán. PATMOS, volume 2799 of Lecture Notes in Computer Science, page 501-510. Springer, (2003)Physical design methodologies for performance predictability and manufacturability.R. Reis, F. Kastensmidt, and J. Güntzel. Conf. Computing Frontiers, page 390-397. ACM, (2004)A Transistor Sizing Method Applied to an Automatic Layout Generation Tool.C. Santos, G. Wilke, C. Lazzari, R. Reis, and J. Güntzel. SBCCI, page 303-. IEEE Computer Society, (2003)Quality assessment of subsampling patterns for pel decimation targeting high definition video.I. Seidel, B. Moraes, E. Wuerges, and J. Güntzel. ICME, page 1-6. IEEE Computer Society, (2013)Energy-efficient multi-task computing on MPSoCs: A case study from a memory perspective.R. Westphal, J. Güntzel, and L. dos Santos. ICECS, page 905-908. IEEE, (2012)Análise de Timing Funcional de Circuitos VLSI Contendo Portas Complexas.J. Güntzel, and R. da Luz Reis. RITA, 8 (1): 111-142 (2001)