Author of the publication

Incremental Layer Assignment Driven by an External Signoff Timing Engine.

, , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (7): 1126-1139 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization., , , , and . ICCAD, page 528-535. IEEE, (2015)A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation., , , and . ACM Trans. Design Autom. Electr. Syst., 19 (4): 40:1-40:25 (2014)Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (6): 1147-1160 (2019)Incremental Layer Assignment Driven by an External Signoff Timing Engine., , , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (7): 1126-1139 (2017)Fast and efficient lagrangian relaxation-based discrete gate sizing., , , and . DATE, page 1855-1860. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An energy-efficient FDCT/IDCT configurable IP core for mobile multimedia platforms., , , and . SBCCI, page 149-154. ACM, (2011)Enhancing Multi-Threaded Legalization Through k-d Tree Circuit Partitioning., , , , , and . SBCCI, page 1-6. IEEE, (2018)How Deep Learning Can Drive Physical Synthesis Towards More Predictable Legalization., , , , , and . ISPD, page 3-10. ACM, (2019)Clock-Tree-Aware Incremental Timing-Driven Placement., , , , and . ACM Trans. Design Autom. Electr. Syst., 21 (3): 38:1-38:27 (2016)Timing-Driven Placement Based on Dynamic Net-Weighting for Efficient Slack Histogram Compression., , , , , and . ISPD, page 141-148. ACM, (2015)